Remarks

Claims 1-7 and 9-15 are pending in the application. Claim 8 has been canceled without prejudice to or disclaimer of the subject matter contained therein. Claims 1-7 and 9-15 stand rejected. Favorable reconsideration is respectfully requested.

The Examiner maintains the rejection under 35 USC 102(e) of claims 1-7 and 9-15 as being anticipated by Fadavi-Ardekani (US 6,189,076) (hereafter, "Fad"). It is noted that for an anticipation rejection under section 102 to be sustainable, a single prior art reference must identically disclose each and every claimed element.

Fad cannot meet the above requirement. Each of independent claims 1, 7, 9 and 13 recites, in one form or another, a transmission line to drive a clock signal of a selected bus master to a memory array, where the transmission line is paired with a corresponding respective control input to select or de-select the transmission line. Fad simply does not disclose the recited structure.

Note is taken of the Examiner's contention that element 116 of Fad "includes clock switching signals 114 to select a clock input and de-select the other clock inputs" (Office Action, "Response to Arguments"). The Applicant respectfully disagrees. The "inactivation control signal 116" of Fad does not "include" clocking switching signals 114 as alleged by the Examiner. This is explicitly borne out, for example, in col. 7, lines 5-10: "Waveform (g) shown in FIG. 2 represents the treated clock signal 130 output by the clock multiplexing switch 118 based on clock switching control signals 114 indicating both the identity of the winning agent (from the arbiter 112) and based on the inactivation signal 116." This passage clearly indicates that signals 114 and 116 are separate and different from each other.

More specifically, rather than selecting or de-selecting a clock signal as contended by the Examiner, signal 116 only suppresses a clock signal 130 during an arbitration period to "avoid the presentation of high frequency

App. Ser. No. 09/964,736 Att'y Docket No. 2207/11983 Assignee: Intel Corporation

waveforms and/or glitches to the shared synchronous memory 302." See, e.g., Fad at col. 6, lines 27-46. See also FIG. 2 of Fad illustrating the behavior of inactivation control signal 116 in line (f): when signal 116 is high, clock signal 130 is low (see line (g) of FIG. 2).

In view of the foregoing, Fad cannot meet the recitations of the present claims. Withdrawal of the rejection of claims 1-7 and 9-15 is therefore respectfully requested.

In light of the above, Applicant respectfully submits that the present application is in all aspects in allowable condition, and earnestly solicits favorable reconsideration and early issuance of a Notice of Allowance.

The Examiner is invited to contact the undersigned at (202) 220-4323 to discuss any matter concerning this application. The Office is authorized to charge any fees related to this communication to Deposit Account No. 11-0600.

Respectfully submitted,

Dated: DEC. 6, 200 4

By: William E. Curry

Reg. No. 43,572

KENYON & KENYON Attorneys for Intel Corporation 1500 K Street, N.W., Suite 700 Washington, D.C. 20005

Tel: (202) 220-4200 Fax:(202) 220-4201